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Abstract—A high-precision charge measurement can be 
achieved by the area integration of a digitized 
quasi-Gaussian signal after the signal passes through the 
shaper and analog-to-digital converter (ADC). The charge 
measurement contains an error due to the uncertainty of 
the first sampled point of a signal waveform. To reduce the 
error, we employ a time-to-digital converter (TDC) to 
measure the uncertainty precisely, and we design 
correction algorithms to improve the resolution of the 
charge measurement. This work includes analysis and 
simulations of the proposed algorithms and 
implementation of them in an FPGA device. Besides, the 
tests are also conducted to evaluate the performance of the 
correction method. Test results indicate that the resolution 
of the charge measurement is successfully improved from 
2.31‰ to 1.26‰ by using a signal from the shaping circuit 
(with the amplitude of 2 V, and leading and trailing edges 
of about 80 ns and 280 ns, respectively) digitized at the 
sampling rate of 62.5 Msps. 
Index Terms—Charge measurement, correction algorithm, 
fine time, TDC  
I. INTRODUCTION 
HARGE measurement has always been an important task 
and a research hot spot in the nuclear physics field. In order 
to achieve a high-precision charge measurement, several 
techniques were proposed, including the waveform digitization 
technique based on switched capacitors arrays (SCA) [1-5], the 
time-over-threshold technique (TOT) [6-9], as well as the 
amplification, shaping and A/D conversion technique [10-18]. 
Among all these methods, the mainstream solution is to digitize 
the signal after amplification and shaping, and then, to detect 
the signal peak. For instance, in the Daya Bay Reactor neutrino 
experiment [11,13,14] and the large high altitude air shower 
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observatory (LHAASO) water Cherenkov detector arrays 
(WCDA) [12,15-18], this method was employed to deal with a 
large dynamic-range PMT signal output (Daya Bay: 1-9000 
photoelectrons & LHAASO: 1-4000 photoelectrons). Using the 
mentioned method, a high-resolution charge measurement can 
be achieved (e.g., LHAASO WCDA electronics: 1% rms 
@4000 photoelectrons) [16]; however, this method is still 
limited by a noise of the analog circuit and analog-to-digital 
converter (ADC), and a peak detection error. An alternative 
method is to obtain the charge information through the 
summation of the sampling points from an ADC to calculate a 
“waveform area” instead of the peak detection [19-23]. 
Still, there remains the considerable interest in improving 
the accuracy of a waveform area integration. Considering the 
dead time requirement, only a limited number of sampling 
points can be summed to obtain the results, while it takes a 
quite long time for the signal to drop completely to the baseline 
along its trailing edge. This can cause an error in the charge 
measurement results. Besides, there exists an uncertainty in 
sampling positions of a waveform, because an input signal is 
not correlated to the sampling clock of the ADC, which is 
another cause of a measurement error. To address this issue, a 
TDC-based correction method is proposed in this paper to 
enhance the precision of charge measurement further. 
Through the precise measurement of a time interval 
difference between the input signal and sampling clock using 
the TDC and system calibration, the above errors could be 
corrected. In this paper, we analyze the relationship between 
the time and charge measurement results, and propose two 
correction algorithms to improve the charge measurement 
resolution without increasing the ADC sampling rate. Both 
simulations and tests are conducted to validate the proposed 
correction method, and evaluate its performance using a 
front-end analog electronics (FAE) module [17], which had 
been designed for the LHAASO WCDA. 
The rest of the paper is organized as follows. In Section II, 
the charge measurement process in the LHAASO WCDA FAE 
was simulated and three main factors influencing the precision 
of the charge measurement were discussed. Based on the 
simulation results in Section II, two feasible charge 
measurement correction algorithms were proposed and 
discussed in details in Section III. In Section IV, the correction 
algorithms were implemented in FGPA devices, and real-time 
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tests were conducted to evaluate the performance of each 
correction algorithms. Discussions and conclusions are 
presented in the last two sections, respectively. 
II. METHODS AND IMPLEMENTATIONS 
A. Charge measurement in the LHAASO WCDA FAE 
   The block diagram of the time and charge measurement 
circuit in the LHAASO WCDA FAE is presented in Fig. 1. It is 
based on the amplification, shaping, and waveform integration 
technique. The input current signal from the PMT is firstly 
converted to the voltage signal through R0 (whose value is set 
to 50 Ω to achieve the impedance match) and then amplified by 
A1. Afterwards, the signal is fed to the RC2 shaping circuit with 
the time constant of 40 ns. The output signal from A3 is 
digitized by the 12-bits 62.5-Msps ADC. The time 
measurement is based on the leading edge discrimination and 
the FPGA (Field Programmable Gate Array)-based TDC 
technique [16, 24-29]. In order to extract the charge 
information, the output data stream of the ADC was fed to the 
FPGA for peak detection or waveform integration. The signal 
from A1 is further amplified by A4 to achieve a high slew rate, 
then it is AC-coupled, and finally, fed to the discriminator to 
get the time-over-threshold information. 
The FPGA-TDC implemented in the LHAASO WCDA 
FEA is designed based on multi-phase clock interpolation 
technique, which has already been finished in our previous 
work. A 62.5 MHz system clock is fed to the internal PLL 
inside the FPGA device (XC7A200T-FFG1156 in Artix-7 
Series of Xilinx Inc.), which generates four synchronized 
375-MHz clock signals with 0°, 45°, 90°, and 135° phases. 
Using these clocks combined with flip-flops within 
ISERDESE, a TDC bin size of 333 ps is achieved [16]. 
 
 
Fig. 1.  The time-charge measurement FAE in the LHAASO WCDA. 
 
We verified our proposed method based on the above 
WCDA readout electronics in LHAASO. First, we analyzed 
the charge measurement errors with simulations based on the 
PSpice and MATLAB software, which are presented in the 
following two subsections. After the discussions on our 
correction methods in Section III, we finally implemented the 
methods in the FAE (in Fig. 1) and conducted tests. 
B. Analysis of charge measurement results versus sampling 
uncertainty 
In order to study the amplification-shaping charge 
measurement process in details as well as to analyze the cause 
of the measurement error, the PSpice simulation was 
conducted on the FAE (excluding ADC and FPGA 
components) presented in Fig. 1. In the simulation, we 
mimicked an input signal according to the PMT output with 
the amplitude of 200 mV and the leading and trailing edges of 
about 4 ns and 8 ns, respectively. The simulated waveforms of 
the input signals fed to the ADC and time discriminator are 
shown in Fig. 2. Then we used MATLAB to simulate the A/D 
conversion process to digitize the shaped waveform, also 
shown in Fig. 2. Wherein the black crosses refer to the 
sampling points of the waveform based on MATLAB 
simulation. 
 
Fig. 2.  Signal waveform simulation results of the charge measurement circuit. 
 
A rough relationship between the charge measurement 
resolution (RMS over a mean value of a charge measurement 
result) of peak detection and summation is given by (1), where 
N denotes the total number of summation points of a waveform. 
According to (1), by using the summation a significantly better 
resolution than that of the peak detection method can be 
achieved. That is why we chose the summation/integration 
method for conducting a charge measurement.  
( )
( ) ~ 
Resolution peak detection
Resolution summation
N
.  (1) 
As mentioned above, considering the dead time of a 
summation, only a limited number of ADC sampling points 
can be added when calculating the total area of a waveform. 
Since the ADC sampling clock is not correlated to the input 
signal, a certain uncertainty exists. Therefore, we further 
analyze these issues in Part B and Part C. 
In order to further analyze the measurement error caused by 
a limited number of summation points (considering the dead 
time) and uncertainty of a position of the first summation point, 
we used a TDC fine time measurement result and a 
quantization method to analyze the charge measurement 
results. As aforementioned in Part A, the TDC (bin size = 333 
ps) was synchronized with the ADC sampling clock, and the 
period of the former one was 1/48 of that of the latter one. As it 
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is shown in Fig. 3, when the input signal of the discriminator 
was equal to its threshold, the discriminator output a hit signal 
to the FPGA-based TDC at the time point marked as Tth. Since 
the ADC clock period (T1 to T2 in Fig. 3) was divided by the 
synchronized TDC clock equivalently into 48 bins, we could 
use the TDC fine time (marked as Tfine, which was an integer 
ranging from 1 to 48) to approximate Tth. 
 
Fig. 3. The fine time of the charge measurement. 
 
Equation (2) represents the expression of the TDC fine time 
(Tfine), where Bin_SizeTDC is the bin size of the TDC clock and 
[*] denotes the rounding down operation of the inner value. 
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According to the FAE structure shown in Fig. 1, both charge 
measurement signal sampled by the ADC and input hit signal 
of the TDC were generated by the identical signal from the 
PMT. Thus, we could know the uncertainty of the ADC 
sampling position through the TDC fine time measurement 
results, which could be affected by a length difference between 
the waveform integral signal and timing trigger signal. Namely, 
the relationship between the charge measurement results and a 
TDC fine time provides an interesting method to utilize a TDC 
fine time to analyze an error of the charge measurement results 
and correct it. 
Simulations of the ADC sampling and FPGA summation 
coupled with the TDC fine time were conducted using 
MATLAB software. The relationship between the measured 
charge and TDC fine time is presented in Fig. 4, while the 
normalized charge measurement results are presented in Fig. 4 
(B), where the deviation form 1 denotes the relative error of the 
charge measurement. 
 
Fig. 4. The relationship between the charge measurement results and TDC fine 
time: (A) without normalization, (B) with normalization. 
 
In Fig. 4, a special pattern is indicated; namely, the charge 
measurement result decreased when the fine time increased, 
except that the charge measurement result jumped from the 
minimum value to the maximum value at a certain fine time 
point called the jumping point. This phenomenon can be 
explained by results presented in Fig. 5. In Fig. 5(A), an 
identical signal located at different time positions (marked as 
the blue and red curves) is shown. The presented signal was 
fed to the time discriminator, and trigged at TS1 and TS2, 
respectively. In Fig. 5(B), the signals obtained after the shaper 
are shown, and they were fed to the ADC for digitization. The 
digitization process is based on MATLAB simulation. 
Although two waveforms shown in Fig. 5 (B) are the same, the 
positions of sampling time points on each waveform are 
different, so the charge measurement results also differ. 
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Fig. 5. (A) Input signal waveforms of the discriminator, (B) input signal 
waveforms of the ADC. 
 
As shown in Fig. 5(A) when the time interval between TS1 
and TS2 is small, i.e., 1 2 _ 48S S ADCT T Clk Period ns   , 
the first point of the digitized waveform for summation is the 
same for signal waveforms S1 and S2 in Fig. 5(B), and it is 
obvious that the summed area of S1 is larger than that of S2 
(  S1  S2 2 1 3 0Sum Sum S S S       ), which explains 
why the charge measurement result decreases with the TDC 
fine time. However, when (TS1-TS2) gradually increases until it 
exceeds one Clk_PeriodADC, the first summation point of S2 is 
delayed by 1 _ ADCClk Period . Thus, the total area after 
summation returns back to the original value, which 
corresponds to the jumping point in Fig. 4. 
 Another phenomenon is that the jumping point is neither 1 
nor 48, which is analyzed in the following subsection. 
 
C. Further Discussions on Charge Measurement Error 
Based on simulation results obtained by MATLAB software, 
three main influencing factors of the charge measurement 
precision are discussed. The discussion and simulation results 
are as follows.  
The simulation results of the charge measurement error at 
different numbers of summation points are shown in Fig. 6, 
and they can be easily understood because it is logical that a 
higher precision can be achieved with a larger number of 
sampling points included in the integration area. Certainly, the 
increase in the number of summation points enlarges the dead 
time of a charge measurement, which is not favorable for the 
improvement of a charge measurement resolution.  
The charge measurement error decreases with more number 
of sample points used. If more sample numbers are used, 
longer dead time will be inevitable. In this paper, we focus to 
correct the error with less sample points used in the summation. 
In the following simulation parts, the number of sampling 
points is set to 27.  
 
Fig. 6. The normalized charge measurement results versus the fine time at a 
different number of summation points. 
 
The second factor influencing the relationship between the 
measured charge and the TDC fine time is the signal amplitude. 
The simulation results at three different signal amplitudes: 
1.0 V, 1.2 V, and 2.0 V, are presented in Fig. 7(A), wherein it 
can be observed that the charge measurement results decrease 
as the fine time increases, and the decreasing trends are 
identical for all these three curves in Fig. 7(A) while the 
jumping points are different. 
 
 
Fig. 7. (A) The normalized charge measurement results versus the fine time at 
different signal amplitudes, (B) time walk caused by different waveform 
amplitudes. 
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Through the analysis of the mentioned issue, we found that 
it is caused by a time walk shown in Fig. 7(B). At different 
signal amplitudes and constant threshold, the discrimination 
time point (corresponding to the TDC fine time) differs from 
T0 (the real start time of the signal) as shown in Fig. 7(B), and 
the difference between them is larger at smaller signal 
amplitude, which explains the jumping point in Fig. 4 drifts at 
different signal amplitudes. Therefore, the calibration of the 
FAE circuit should be conducted, and the Look-Up Tables 
(LUTs) should be established for correction. 
The third influencing factor is the time jitter between the 
TDC and the ADC clock period, as shown in Fig. 8(A). This 
jitter causes an error of the TDC fine time compared to the 
ADC clock. To study this effect, we conducted the simulations, 
and the results obtained by the Monte-Carlo simulation in 
MATLAB software are presented in Fig. 8(B). By comparing 
the results presented in Fig. 8(B) with those in Fig. 4, a 
medium transition point is observed between the two points 
with the minimum and maximum charge value. This is because 
the time jitter caused the TDC measurement error, which made 
some of the TDC fine times corresponding to the maximum 
charge results be reduced by a TDC bin (which corresponded 
to the minimum charge measurement, Fig. 4), and vice versa. 
The average effect generated the medium transition point in 
Fig. 8 (B). This effect furtherly shows that calibration of the 
relationship between the charge measurement and the TDC 
fine time is indispensable. 
 
 
Fig. 8. (A) The time jitter of the discriminator input signal; (B) the normalized 
charge measurement results versus the fine time of the Monte-Carlo simulation 
on a time jitter. 
III. FEASIBLE CORRECTION METHODS 
After obtaining the simulation results of the relationship 
between the charge and the TDC fine time, we propose two 
feasible correction algorithms which can be implemented in 
FPGA devices in order to improve the accuracy of the charge 
measurement results. The overall block diagram of the 
correction logic implemented in the LHAASO WCDA is 
represented in Fig. 9. The measured charge and TDC fine time 
are transferred to the correction block. Then the corrected 
charge measurement results and fine time will be packaged and 
transferred to the data interface block. 
Before introducing feasible correction algorithms, we need 
to define the correction coefficient Ci:   
i
i
Q
C
Q
 (3)， 
where 
iQ  is the charge measurement result corresponding to 
the fine time i (i is an integer that represents the TDC bin 
number), and Q  is the mean value of 
iQ (i = 1, 2, …, 48). In 
fact, Ci represents a reciprocal value of the normalized charge 
measurement value. 
Waveform 
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Fig. 9. The block diagram of the FPGA logic implemented in the LHAASO 
WCDA 
A. Dual-LUTs Correction Algorithm 
The first correction algorithm is based on the dual LUTs, as 
shown in TABLE 1. Namely, LUT I is used for the time walk 
correction, which actually merges the multiple curves in Fig. 7 
into one, and LUT II is used to correct the charge measurement 
error using a common curve (Fig. 4). In LUT I, the time walk 
range is divided into several zones where each zone 
corresponds to a charge range, e.g., Q2L to Q2H, and the division 
in zones is performed such that in each zone the time 
difference variation is within one TDC bin, which means that 
only one fine time exists in one zone. In LUT II, there are a 
total of 48 cells which correspond to the ratio between the 
clock periods of the ADC and TDC, and the content of each 
cell is the correction coefficient Ci given by (3). 
TABLE 1 
LUT I 
Range of 
Charge 
Q1L-Q1H Q2L-Q2H Q3L-Q3H … QmL-QmH 
Time walk 0 Δt1 Δt2 … Δtm 
LUT II 
Fine time 1 2 3 … 48 
Coefficient C1 C2 C3 … C48 
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Fig. 10. The block diagram of the dual LUTs correction algorithm. 
 
The block diagram of the dual-LUTs correction algorithm is 
presented in Fig. 10. The inputs data contain the charge 
measurement value Qi and fine time value i given by (3). We 
firstly locate the zone in LUT I using Qi and correct the fine 
time to value k i t   (modulo operation, mod 48, is used 
when the time walk exceeds one ADC clock period). Then, we 
use k as the index for LUT II and find the corresponding Ck, 
and the charge measurement result can be corrected to the right 
value by 
i kQ Q C  .  
However, there is a problem due to the assumption on the 
LUT I that the multiple curves (Fig. 7(A)) have the same shape, 
while may not be the case in real applications. This means that 
the correction algorithm may be inconvenient for the 
high-resolution charge measurement applications. To address 
this issue, we propose another method which is presented in 
the following subsection. 
B. Sectional Look-Up Table Correction Algorithm 
With the aim to overcome the above-explained problem of 
the previous correction algorithm, an alternative correction 
algorithm based on a sectional LUT shown in TABLE 2 is 
proposed. The sectional LUT divides the range of charge into 
several sections. The range of each section is the same as in 
LUT I; thus, in each section, there is no time walk. The only 
difference in these divisions is that here we set an individual 
LUT for each section instead of sharing a common LUT which 
is used in the previous algorithm (i.e., LUT II in TABLE 1). 
The block diagram of the sectional LUT correction algorithm 
is shown in Fig. 11. The basic idea is to locate the section 
where the charge measurement Qi is (e.g., the kth section: QkL- 
QkH), and then, to use the fine time i to obtain the 
corresponding coefficient Ck,i, and finally, the correction is 
done by ,i i kQ Q C  . 
TABLE 2 
Range of 
Charge  
Basic LUTs 
Q1L-Q1H 
Fine time 1 2 … 48 
Coefficient C1,1 C1,2 … C1,48 
Q2L-Q2H 
Fine time 1 2 … 48 
Coefficient C2,1 C2,2 … C2,48 
… … 
QmL-QmH 
Fine time 1 2 … 48 
Coefficient Cm,1 Cm,2 … Cm,48 
 
 
Fig. 11. The block diagram of the sectional LUT correction algorithm. 
C. Problems in Implementing Look-Up Tables 
To apply the dual-LUTs correction algorithm or the 
sectional LUT correction algorithm, two issues have to be 
addressed.  
The first one is to divide the range of charge into several 
sections in LUT I of TABLE I or TABLE 2 appropriately. 
Considering the inevitable time jitter in electronics, one charge 
result (i.e., waveform amplitude) can correspond to more than 
one fine time result. This phenomenon makes the division of 
the range of charge into appropriate small sections more 
difficult (statistically only one fine time exists in each section). 
Our solution for this problem is to test the relative time 
difference between a time discrimination signal and a 
reference signal (e.g., a synchronized square wave trigger 
signal from the signal generator). Therefore, we conducted a 
series of experimental tests by changing the input signal 
amplitude and obtained a large number of combinations of 
time walk values and input signal amplitudes. The 
experimental setup for the tests is based on the LHAASO 
WCDA FAE, which is descried in details in Section IV. Part A. 
We categorized the results and plotted the histogram of test 
results for a certain time walk, as shown in Fig. 12. Based on 
our test results, a total of four time differences were found, so 
there are four histograms in Fig. 12, together with their 
Gaussian fitting curves. 
Time Walk ( bin 
size = 333 ps)
19
20
21
22
Fig. 12. Histograms of charge measurement results for different time walk 
values. 
 
For the test results presented in Fig. 12, we employed the 
multiple Bayesian hypothesis testing [30-31] to make the 
division of the range of charge into appropriate small sections. 
We marked the hypothesis testing value for a different time 
walk (48 possible fine time codes) as Hi (i=1,2 … 48). In order 
to optimize the division of a charge range into small sections, 
we minimized the statistical average decision risk by: 
48 48
i 1 1
( | ) ( )ij i j j
j
C C P D H P H
 
 ,                    (4) 
where P(Hi) is the prior probability of Hi (i.e., the number of 
events with the same time walk i over the total number of 
events in the test), P(Di|Hj) is the probability of making 
decision that a time walk value equals to i under the hypothesis 
that the time walk value is equal to j, and Cij is the cost 
coefficient of making such a decision. 
We can rewrite (4) by: 
     
48 48 48
1 1 1
48 48 48
1 1 1
( ) ( | ) ( )
      ( | )
  ( ) ( ) ( ) ( | )
i
i
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(5) 
where x is the charge measurement value, and ( | )jf x H is 
the probability density function of P (Di | Hj ); ( | )jf x H  can 
be obtained by the Gaussian fitting of a histogram (the 
Gaussian fitting curve in Fig. 11). 
Noticing that 
48
1
( )i ii
i
P H C

 is a constant value, we define 
the test decision function Ii(x) by: 
48
1
( ) ( ) ( ) ( | )i j ii ij j
j
j i
I x P H C C f x H


    .         (6) 
The minimum decision risk can be obtained if and only if each 
Ii(x) (i = 1, 2, …, 48) takes the minimum value. 
To simplify the problem, we assume that: 
1 ( ),  0ij iiC i j C   ,                           (7) 
which means that the cost of a false decision is 1, and the cost 
of a true decision is 0. Then, Ii(x) can be simplified to (8). For 
each charge measurement value x, if Ii(x) = min{I1(x), I2(x), …, 
I48(x)}, and then, x is discriminated into the ith category of time 
walk. 
48
1
( ) - ( ) ( | )i j j
j
j i
I x P H f x H


   .                (8) 
According to the test results shown in Fig. 11, we can find 
that P(H22) ≈ 0.23， P(H21) ≈ 0.26, P(H20) ≈ 0.27, P(Hi) 
≈  0.24, P(Helse) = 0, and ( | )if x H  has the Gaussian 
function form: 
2
2
( )
( | ) exp( )
2
i
i i
i
x Q
f x H A


  ,                (9) 
where parameters ,  i iA Q , and 
2
i represent the amplitude, 
mean, and variance of the Gaussian function, respectively. 
The second problem relates to the calculation of an optimal 
LUT in a certain range of the charge, i.e., LUT II in TABLE 1 
and each LUT for each sectional range of the charge in 
TABLE 2. 
Our solution is as follows. Based on the aforementioned 
methods, we first divide the range of measured charge into 
several sections. Then, for each section, we select several 
charge values (i.e., the waveform amplitudes). The values 
presented in TABLE 3 correspond to one certain section, and 
for each amplitude Ai within that section, we measure the 
normalized charge value mi,j at different fine time j.  
 
TABLE 3 
                       Fine time 
Amplitude 
1 2 … 48 
A1 m1,1 m1,2 … m1,48 
A2 m2,1 m2,2 … m2,48 
… … 
An mn,1 mn,2 … mn,48 
 
Then, we utilize the values presented in TABLE 3 to 
calculate the optimal correction coefficients (e.g., C1 - C48 in 
LUT II). For each Ai, the charge measurement resolution 
before and after correction can be expressed by (10) and (11), 
respectively: 
48
2
,
, 1
,
( )
{ }
| = ( 1,2 ,    1,2 ,48)
{ } 48
i k i
i k k
i origin
i k i
m m
Var m
F i n k
Mean m m


  
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,
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,
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Var C m
F
Mean m m

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.          (11) 
 
The overall charge resolution in the charge section of 
TABLE 3 can be further calculated by: 
48
2
1
48
1 1
( )
( ) | ( )
48
k ik in n
k
1 2 48 i corrected 1 2
i i i
C m m
F C ,C , C F C ,C , C
m

 

 


  .  (12) 
According to the knowledge on multi-variable calculus, 
there exists the minimum value of F given by (13):  
2 2 2
2 2 2
1 2 48
( , , ) 0
F F F
C C C
  

  
.                 (13) 
Then, we let the first derivate of F over each Ci be equal to 
zero, and then obtain the correction coefficient Ci of the 
optimal LUT, which is given by: 
,
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IV. INITIAL EVALUATION AND TEST RESULTS 
In this section, we conducted tests to evaluate the 
performances of the proposed correction algorithms, namely, 
the dual-LUT correction algorithm and the sectional LUT 
correction algorithm. The correction logics of each algorithm 
were implemented in the FPGA devices, and the real-time 
performances were evaluated. The FAE module we used for 
the test is designed for the LHAASO WCDA. The leading and 
trailing edge of the signal from shaping circuits are around 80 
ns and 280 ns, respectively, and the shaped signal was 
digitized by ADC at a sampling rate of 62.5 Msps. In order to 
evaluate the correction effects, we focus to correct the error 
with less sample points (long dead time) used in the 
summation. In the following parts, the number of summation 
points is set to 27 so that the sampling process stopped before 
the signal dropped completely to the baseline along its trailing 
edge. 
A. Test bench setup 
The diagram of the experimental platform is shown in Fig. 
13. We used an arbitrary signal source AFG3252 (from 
Tektronix Corporation) to generate the input signal similar to 
that of a PMT (Hamamatsu model R5912). The programmable 
attenuator was used for changing the amplitude of the input 
signal. The input pulses were fed into the LHAASO WCDA 
FAE, which contained the charge measurement correction 
logic implemented in an FPGA (Artix-7 Series of Xilinx Inc.). 
The LHAASO WCDA FAE communicate with our DAQ 
computer through a White Rabbit (WR) Switch developed by 
CERN. 
Signal Generator
AFG 3252
Programmable
RF Attenuator
LHAASO WCDA 
FAE
White Rabbit
Switch
DAQ 
Computer
 
Fig. 13. The experimental platform of the correction performance evaluation. 
  
TABLE 4 show the resource consumption of the dual LUT 
correction algorithms and sectional LUT correction algorithms. 
These results have been obtained with Vivado IDE. TABLE 4 
demonstrates that both of the correction algorithms consume 
acceptable resources in our current application. 
TABLE 4 
Correction Algorithm Dual LUT Sectional LUT 
Resource 
consumption 
LUT RAM Used 1008 648 
Available 46200 46200 
Utilization 2.2 % 1.4 % 
LUT Used 12088 6792 
Available 133800 133800 
Utilization 0.9 % 0.5 % 
System clock frequency 62.5 MHz 
 
B. Evaluation of Real-time Correction Performance 
The normalized charge measurement result versus the fine 
time is presented in Fig. 14. These two curves correspond to 
two arbitrary signal amplitudes (1.2 V and 1.8 V). The 
waveforms of these two curves concord well with the predicted 
ones, as it can be seen in Fig. 7(A) and Fig. 8(B), which 
verifies the analysis given in Section II. 
 
Fig. 14. The normalized charge measurement results versus fine time.  
 
The results before and after correction are presented in Fig. 
15, wherein it can be seen that the correction results of the 
sectional LUT at the amplitude of 2.0 V. It is similar with 
resulted of other situations at different amplitudes. As it can be 
observed in Fig. 15, the variation of the normalized charge 
result was significantly reduced by using the proposed 
correction algorithms. 
 
Fig. 15. The normalized charge measurement results before and after 
correction. 
 
The histogram of the charge measurement results before the 
correction (charge resolution ~ 2.31%) at the input signal 
amplitude of 2.0 V is presented in Fig. 16(A). The histograms 
after applying the dual-LUT method and the sectional LUT 
correction method are respectively presented in Fig. 16(B) and 
Fig. 16(C), and the charge resolution is enhanced to 1.80‰ and 
1.26‰ (RMS/mean), respectively.  
 
Fig. 16. The histogram of charge measurement results before and after 
correction. 
 
We also conducted the tests to evaluate the correction 
performance over a certain range of the input signal amplitude. 
As shown in Fig. 17, the charge resolution was enhanced by 
both correction methods. Comparing the results of these two 
correction methods it can be found that the sectional LUT 
method exhibited better performance which was because of the 
multiple curves in Fig. 7(A) had different shapes, as 
aforementioned in Section III.A. 
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Fig. 17. The comparison of the two algorithms performance at a wide range of 
signal amplitudes. 
V. DISCUSSION 
According to the analysis, simulations, and test results, both 
dual-LUTs method and sectional LUT correction method 
exhibited good performance. The latter has better performance 
at the cost of a bit higher complexity and more FPGA resource 
consumption, but still acceptable in our application. Naturally, 
in other applications, the resource consumption could differ. 
And in that case, we should judge and make a tradeoff between 
performance and complexity, and then, decide which 
correction algorithm (dual-LUTs method and sectional LUT 
algorithm) suits better for a specific application. 
VI. CONCLUSION 
Aiming at improving the charge measurement performance, 
the limiting factors of the charge measurement resolution are 
studied through simulation and experimental evaluation. We 
suggest using the TDC fine time to correct the errors in the 
charge measurement results. Two different correction 
algorithms are proposed and compared through the ral-time 
tests. The results indicate that the charge resolution is 
improved significantly by using the proposed correction 
algorithms, from 2.31‰ RMS to 1.26‰ RMS at input signal 
amplitude of 2 V.  
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